1. Тарасов И. Проектирование конфигурируемых процессоров на базе ПЛИС. Компоненты и технологии. 2006;(4(57)):68–73. EDN: MTFKTT.
Tarasov I. Designing configurable processors based on FPGA. Komponenty i tekhnologii = Components and Technologies. 2006;(4(57)):68–73. (In Russ.).
2. Нуйкин А. В., Кравцов А. С., Мытник К. Я. Перспективы развития универсальной защищенной программно-аппаратной платформы со сверхнизким потреблением для устройств Интернета вещей. Наноиндустрия. 2019;(S (89)):328–329. https://doi.org/10.22184/NanoRus.2019.12.89.328.329. EDN: ULBUMH.
Nuykin A. V., Kravtsov A. S., Mytnik K. Ya. Developing ultra-low power universal protected software and hardware platform for IoT devices. Nanoindustriya = Nanoindusry. 2019;(S (89)):328–329. (In Russ.). https://doi.org/10.22184/NanoRus.2019.12.89.328.329
3. Standaert F. X. Introduction to side-channel attacks. In: Secure integrated circuits and systems. Ed. I. Verbauwhede. Boston, MA: Springer; 2010, pp. 27–42. https://doi.org/10.1007/978-0-387-71829-3_2
4. Guilley S., Hoogvorst P., Pacalet R. Differential power analysis model and some results. In: Smart Card Research and Advanced Applications VI: IFIP 18th World Computer Congress TC8/WG8.8 & TC11/WG11.2 Sixth International Conference on Smart Card Research and Advanced Applications (CARDIS) (Toulouse, France, 22–27 Aug. 2004). Boston, MA: Springer; 2004, pp. 127–142. https://doi.org/10.1007/1-4020-8147-2_9
5. Wang C., Yan M., Cai Y., Zhou Q., Yang J. Power profile equalizer: A lightweight countermeasure against side-channel attack. In: 2017 IEEE International Conference on Computer Design (ICCD). Boston, MA: IEEE; 2017, pp. 305–312. https://doi.org/10.1109/ICCD.2017.54
6. Schmidt J. M., Plos T., Kirschbaum M., Hutter M., Medwed M., Herbst C. Side-channel leakage across borders. In: Smart Card Research and Advanced Application: 9th IFIP WG 8.8/11.2 International Conference (CARDIS 2010) (Passau, Germany, 14–16 Apr. 2010). Berlin; Heidelberg: Springer; 2010, pp. 36–48. https://doi.org/10.1007/978-3-642-12510-2_4
7. Mangard S., Oswald E., Popp T. Power analysis attacks: Revealing the secrets of smart cards. New York: Springer US; 2007. xxiv, 338 p. https://doi.org/10.1007/978-0-387-38162-6
8. Байков В. Д., Гармаш А. А., Дубинский А. В. Использование затворной емкости МОП транзистора в качестве емкости ФНЧ и ее влияние на характеристики качества СФ-блоков СЧ ФАПЧ. Проблемы разработки перспективных микро- и наноэлектронных систем (МЭС). 2014;(3):43–47. EDN: SQSIRH.
Baikov V. D., Garmash A. A., Dubinskiy A. V. Using the gate capacitance of MOS transistor as LPF’s capacitance and its impact on the PLL’s characteristics of quality. Problemy razrabotki perspektivnykh mikro- i nanoelektronnykh sistem (MES) = Problems of Advanced Micro- and Nanoelectronic Systems Development (MES). 2014;(3):43–47. (In Russ.).
9. Kumar H., Kumar A., Islam A. Comparative analysis of D flip-flops in terms of delay and its variability. In: 2015 4th International Conference on Reliability, Infocom Technologies and Optimization (ICRITO) (Trends and Future Directions). Noida: IEEE; 2015, pp. 1–6. https://doi.org/10.1109/ICRITO.2015.7359339
10. Goodwill G., Jun B., Jaffe J., Rohatgi P. A testing methodology for side-channel resistance validation. NIST Non-Invasive Attack Testing Workshop (NIAT 2011) (Nara, Japan, 26–27 Sep. 2011). Available at: https://csrc.nist.gov/csrc/media/events/non-invasive-attack-testing-workshop/documents/08_goodwill.p... (accessed: 04.03.2026).
11. Li J., Shan W. W., Tian C. X. Hamming distance model based power analysis for cryptographic algorithms. Applied Mechanics and Materials. 2012;121–126:867–871. https://doi.org/10.4028/www.scientific.net/amm.121-126.867